A high-performance accumulated back-interface dynamic threshold silicon-on-insulator metal-oxide-semiconductor field effect transistor (AB-DTMOS) with a large body effect at low supply voltage (V dd < 0.5 V) is proposed for low-power applications. In AB-DTMOS, the back interface between the non-doped thin SOI and the buried oxide is accumulated by a large negative substrate bias, and the gate electrode is connected to this electrically induced body. AB-DTMOS realizes an ideal low/ultrahigh step channel profile electrically and achieves the maximum body effect. At fixed V th , the body effect factor (γ ) of AB-DTMOS is twice as large as that of the conventional uniformly doped channel DTMOS, because the channel depletion layer width of AB-DTMOS is half that of the conventional DTMOS. Experimental results show a steep subthreshold slope, a high current drive due to a large V th shift, and a suppressed short channel effect.
Introduction
The most effective approach for reducing power consumption of LSI is supply voltage scaling. The dynamic threshold metal-oxide-semiconductor field effect transistors (DTMOSs) are attractive for very low power applications due to the ideal subthreshold slope and the high current drive at very low supply voltage (V dd < 0.5 V). [1] [2] [3] [4] [5] [6] [7] In DTMOS, the gate electrode is tied to the body. When the gate is turned on, V th is lowered by V th due to the positive body bias and the current drive is enhanced. Therefore, in order to design a high-performance DTMOS, a large body effect for large V th is essential. In this paper, we propose a novel accumulated back-interface dynamic threshold silicon-on-insulator MOSFET (AB-DTMOS), in which a very large body effect is achieved by a thin SOI thickness. Figure 1 shows a schematic view of the proposed AB-DTMOS. The back interface between the non-doped thin SOI and the buried oxide is accumulated by a large negative back bias. The buried oxide thickness is determined by a balance between the source/drain parasitic junction capacitance and the back bias for the accumulation of back-interface. The gate electrode is connected to this electrically induced body. In the pMOS case, all the polarity shown in Fig. 1 is reversed. In CMOS application, the back gates below the buried oxide can be fabricated by the ion implantation through the buried oxide. 8, 9) The body effect factors (γ ) of the conventional DT-MOS and AB-DTMOS are expressed as eqs. (1) and (2), respectively:
AB-DTMOS
where C fox is the gate oxide capacitance, C D is the channel depletion capacitance, C SOI is the SOI capacitance, l D is the channel depletion layer width, t SOI is the SOI thickness, and t fox is the gate oxide thickness. In the conventional DTMOS, a uniformly doped channel profile is assumed, and the channel depletion layer width is reduced by the high channel doping. In AB-DTMOS, the channel depletion layer width is equal to the SOI thickness. Therefore, by thinning the SOI thickness, AB-DTMOS can reduce the channel depletion layer width and realize a larger γ , thus, achieving a higher current drive than the conventional DTMOS. The accumulated back-interface devices with suppressed short channel effect have already been proposed as electrically thinned intrinsic channel (ETIC)-SOI MOSFETs, 10) in which the gate is not connected to the body. They have: (1) poor subthreshold slope (> 100 mV/dec) due to a small channel depletion layer width, (2) low current drive due to very high vertical electric field resulting from low mobility, and (3) severe floating body effect due to accumulated holes at the back interface. By connecting the gate to the body, AB-DTMOS overcomes all the above drawbacks and realizes: (1) an ideal subthreshold slope (60 mV/dec), (2) short channel effect better than ETIC-SOI MOSFET, because the drain depletion layer width is reduced by the forward body bias in DTMOS.
Experimental
The AB-DTMOS and the ETIC-SOI MOSFET are compared in the experiment. The devices measured are fully depleted (FD) SOI devices fabricated on a Separation by IMplanted OXygen (SIMOX) wafer. 11, 12) The thicknesses of the gate oxide, SOI, and buried oxide are 10 nm, 40 nm, and 100 nm, respectively. An n + poly Si gate is used and the channel doping concentration is of the order of 10 16 cm −3 . The devices have body contact terminals. In order to show the advantages of AB-DTMOS, we have measured a single device in the three modes shown in Table I . When V bs = 0 V and V sub = 0 V (depleted back-interface), the devices operate in the FD SOI MOSFET mode. When V bs = 0 V and V sub = −20 V (accumulated back-interface), they operate in the ETIC-SOI MOSFET mode. When the gate is tied to the body (V bs = V gs ) and V sub = −20 V, they operate in the AB-DTMOS mode. Figure 2 shows the subthreshold characteristics in the three modes. V th of ETIC-SOI MOSFET is too high and that of FD SOI MOSFET is too low, but V th of AB-DTMOS is just between them. Figure 3 shows the subthreshold characteristics of AB-DTMOS and ETIC-SOI MOSFET where V bs is varied by 0.1 V steps. The body current of AB-DTMOS is also shown. AB-DTMOS has the same γ as ETIC-SOI MOSFET, because they have the identical device structures. Therefore γ of AB-DTMOS is derived from the V bs dependence of V th in ETIC-SOI MOSFET. Derived γ from Fig. 3 is as high as 0.8, because the ratio of the gate oxide thickness to the SOI thickness is high. Figures 4 and  5 show the V th rolloff and the subthreshold slope degradation by the short channel effect. The definition of V th is shown in the inset of Fig. 4 . AB-DTMOS has an ideal subthreshold slope and suppresses the short channel effect very well. In Fig. 6 , the on/off characteristics are compared. In this figure, the supply voltage is not 0.5 V but 1.5 V, because V th of ETIC-SOI MOSFET is 0.9 V. In each device, the gate length is changed. AB-DTMOS shows a high current drive and a low off-current, while ETIC-SOI MOSFET shows a low current drive and FD SOI MOSFET shows a high off-current.
Comparison with the Conventional DTMOS
γ of AB-DTMOS and the conventional DTMOS are compared analytically. In the conventional DTMOS, a uniformly doped channel profile is assumed. V th for both devices are expressed as a function of γ ,
ventional DTMOS. In addition, AB-DTMOS suppresses the rent drive due to a large V th shift and a high mobility, and (3) no floating body effect. Therefore, the AB-DTMOS has the advantages of both the ETIC-SOI MOSFET and the con--0. Table I . The gate length is 0.8 µm. simulation. To vary V th and γ , the channel doping concentration is changed in the conventional DTMOS and the SOI thickness is changed in AB-DTMOS. In both devices, the increase in γ leads to an increase in V th . As discussed above, AB-DTMOS has a larger γ at a given V th . It should be noted that the experimental result (V th = 0.45 V, γ = 0.8) fits the simulation very well. The retrograde channel profile has already been proposed in the conventional DTMOS for low V th and large γ .
3) However, the retrograde channel profile always has a lower γ than that of AB-DTMOS at fixed V th , because AB-DTMOS realizes an ideal low/ultrahigh step channel profile electrically and achieves a maximum γ .
The mobility of AB-DTMOS is compared with that of the conventional DTMOS. DTMOS operates at a lower vertical electric field than the conventional MOSFET, because the body is tied to the gate.
1, 2) At a low vertical electric field, where φ F1 and φ F2 are Fermi potentials and V FB1 and V FB2 are work function differences. At a fixed V th , it is expected that γ of AB-DTMOS will be twice as large as that of the conventional DTMOS, because the channel depletion layer width of AB-DTMOS is half that of the conventional DTMOS.
13) The reduction of the channel depletion layer width also leads to a suppressed short channel effect. Figure 7 shows the dependence of V th on γ calculated by impurity scattering is dominant. An AB-DTMOS with a non-doped channel is possible, because the channel depletion layer width is determined by the SOI thickness and the channel impurity is not essential. Therefore, AB-DTMOS also shows a higher mobility than the conventional DTMOS due to a less impurity scattering. Both large γ and high mobility in AB-DTMOS result in a higher current drive.
Conclusions
We have proposed a high performance AB-DTMOS with a large body effect at low supply voltage. AB-DTMOS has a thin depletion layer width corresponding to the SOI thickness and an ideal low/ultrahigh channel profile, resulting in the maximum body effect. Experimental results show a steep subthreshold slope, a high current drive due to a large V th shift, and a suppressed short channel effect. V th (V) Fig. 7 . Dependence of V th on γ by the simulations for the conventional DT-MOS (gate oxide thickness is 3 nm), and AB-DTMOS (gate oxide thickness is 3 nm or 10 nm). In the conventional DTMOS, a uniformly doped channel profile is assumed. Experimental data (V th = 0.45 V, γ = 0.8) is also plotted. γ of AB-DTMOS is twice as large as that of the conventional DTMOS at a fixed V th .
